Himalayas logo
Aman KAK
Open to opportunities

Aman K

@amank1

SoC/IP verification engineer specializing in SV/UVM, protocol VIPs, and debug automation.

India
Message

What I'm looking for

I seek a technical verification role focused on SV/UVM VIP development, automation and SoC/IP validation within collaborative teams that value quality, technical ownership and opportunities to influence verification strategy.

I am a SoC/IP verification engineer with extensive hands-on experience developing and supporting SV/UVM-based VIPs for protocols such as I2C, I3C, SPI, AHB and APB. I have worked across verification roles at Synopsys, Cadence, UST Global and Incise Infotech, delivering VIP enhancement, regression analysis and issue support for top semiconductor clients.

My achievements include creating and debugging verification environments, achieving 100% toggle coverage for assigned subsystems, driving UVM internal enhancements and coordinating regressions reporting to IEEE working groups. I bring strong C/C++, Verilog/SystemVerilog, scripting (Perl, Shell) skills and tool expertise (VCS, Questa, NCSIM, Verdi, ClearCase, Git).

I look for engineering roles where I can apply deep verification expertise to complex SoC/IP challenges, contribute to automation and VIP development, and collaborate with cross-functional teams to deliver robust silicon verification solutions.

Experience

Work history, roles, and key accomplishments

Synopsys Inc. logoSI
Current

Staff Engineer

Feb 2024 - Present (1 year 9 months)

Working on SV/UVM VIPs for I2C/I3C/SPI, delivering enhancements and support across logical, electrical and timing-spec parameters to improve VIP robustness and issue resolution.

Synopsys Inc. logoSI

Application Engineer SR-I

Dec 2022 - Feb 2024 (1 year 2 months)

Supported and enhanced SV/UVM-based VIPs for I2C/I3C, providing specification-driven feature updates and customer issue resolution to maintain product quality.

UG

Senior Engineer

UST Global

Jul 2020 - Oct 2021 (1 year 3 months)

Led SoC and IP verification engagements for clients (Samsung, STM) including UVM environment bring-up, test automation, verification plan creation and coverage implementation.

II

Verification Engineer

Incise Infotech

Jun 2018 - May 2020 (1 year 11 months)

Executed C and UVM-based verification for AMBA, SPI, I2C/SMBUS and RPM subsystems across multiple client projects, achieving 100% toggle coverage for assigned tests.

ST

Intern

3ST Technologies

Jan 2017 - Jun 2018 (1 year 5 months)

Internship involving domain exposure to verification and EDA tooling supporting project tasks and learning RFC workflows.

Education

Degrees, certifications, and relevant coursework

UU

Uttar Pradesh Technical University

Bachelor of Technology, Electronics & Communication

2011 - 2015

Grade: 67.53%

Completed a B.Tech. in Electronics & Communication with focus on digital electronics and verification methodologies.

RV

RPVV (Rajkiya Pratibha Vikas Vidyalaya)

XII Standard (CBSE), Higher Secondary

2009 - 2010

Grade: 70.60%

Completed XII Standard under CBSE curriculum.

RV

RPVV (Rajkiya Pratibha Vikas Vidyalaya)

X Standard (CBSE), Secondary

2007 - 2008

Grade: 78.80%

Completed X Standard under CBSE curriculum.

Tech stack

Software and tools used professionally

Find your dream job

Sign up now and join over 100,000 remote workers who receive personalized job alerts, curated job matches, and more for free!

Sign up
Himalayas profile for an example user named Frankie Sullivan
Aman K - Staff Engineer - Synopsys Inc. | Himalayas