
Nishchay kumar M
@nishchaykumarm
VLSI Physical Design fresher trained at VLSI First Training Institute who achieved timing closure on ORCA and ChipTop Processor.
What I'm looking for
At VLSI First Training Institute, I completed two block-level RTL-to-GDSII projects: ORCA and ChipTop Processor.
Using Synopsys ICC2, I achieved timing closure on both projects by fixing setup and hold violations through cell sizing and buffer insertion. I also reduced routing congestion and cleared max transition, max capacitance, and DRC violations.
I use TCL to automate flows and extract reports, and I also work with Python and Verilog. As a 2025 Electronics and Communication Engineering graduate, I'm seeking a fresher role in VLSI Physical Design.
Experience
Work history, roles, and key accomplishments
VLSI Physical Design Trainee
VLSI First Training Institute
Completed two block-level RTL-to-GDSII projects using Synopsys ICC2, achieving timing closure and reducing routing congestion.
Education
Degrees, certifications, and relevant coursework
VLSI First Training Institute
Training, VLSI Physical Design
Completed two block-level RTL-to-GDSII projects using Synopsys ICC2, achieving timing closure and clearing DRC violations.
Availability
Location
Authorized to work in
Salary expectations
Job categories
Interested in hiring Nishchay kumar?
You can contact Nishchay kumar and 600K+ other talented remote workers on Himalayas.
Message Nishchay kumarGet matched with your dream remote job
Sign up now and join over 1,000,000+ remote workers who receive personalized job alerts, curated job matches, and more for free!
