Skip to main content
Dousik ManokaranDM
Looking for a job

Dousik Manokaran

@dousikmanokaran

I build pipelined RISC-V processors and RTL hardware blocks for efficient digital systems.

India
Message

What I'm looking for

I'm looking to build and verify digital hardware, especially RTL and RISC-V systems, while growing through hands-on simulation, debugging, and design work.

I designed HaDes-V, a 5-stage in-order RV32I RISC-V processor with data forwarding to resolve hazards without pipeline stalls, earning the highest scores across peripheral testbench evaluations.

At Lyle Technologies, I built an Icarus Verilog simulation environment for an RV32IMAF core and automated workflows with Python. I also designed hardware blocks for swarm recovery and a parallel keypad controller, with hands-on work in Verilog, SystemVerilog, simulation, and waveform debugging.

Experience

Work history, roles, and key accomplishments

LL

Intern

Lyle Technologies LLP

May 2026 - Jun 2026 (1 month)

Developed an Icarus Verilog simulation environment for a 5-stage pipelined RV32IMAF RISC-V core, resolving mixed-language compilation failures and Xilinx Primitives incompatibilities. Automated simulation workflows with Python scripts and diagnosed pipeline stalls using waveform analysis.

CB

Trainee

Chip Design Studio, IIIT Bangalore

Jan 2026 - Feb 2026 (1 month)

Designed QSSE, a pipelined hardware block for swarm leader selection, achieving 84% lower power. Directed a predictive QSTU to establish a deterministic, hard real-time system for autonomous swarm recovery.

Education

Degrees, certifications, and relevant coursework

PR

PSG Institute of Technology and Applied Research

Bachelor of Engineering, Electronics and Communication Engineering

2023 -

Grade: CGPA: 9.04

Pursuing a Bachelor of Engineering in Electronics and Communication Engineering with a CGPA of 9.04.

HD

HDL2Chips

Fundamentals of Verilog, Verilog

Completed the Fundamentals of Verilog certification in July 2026.

UD

Udemy

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite, Verilog

Completed the Verilog for an FPGA Engineer with Xilinx Vivado Design Suite certification in June 2025.

YC

Yuva Bharathi Public School (CBSE)

Senior Secondary, General Studies

2022 - 2023

Grade: 95.4%

Completed Senior Secondary education with a score of 95.4%.

YC

Yuva Bharathi Public School (CBSE)

Secondary, General Studies

2020 - 2021

Grade: 94.8%

Completed Secondary education with a score of 94.8%.

Harvard University logoHU

Harvard University

CS50's Introduction to Programming with Python, Computer Science

Completed CS50's Introduction to Programming with Python in August 2023.

Tech stack

Software and tools used professionally

Interested in hiring Dousik?

You can contact Dousik and 90k+ other talented remote workers on Himalayas.

Message Dousik

People also viewed

View all talent

Get matched with your dream remote job

Sign up now and join over 250,000+ remote workers who receive personalized job alerts, curated job matches, and more for free!

Sign up
Himalayas profile for an example user named Frankie Sullivan