Skip to main content
Ram kumar UserRU
Looking for a job

Ram kumar User

@ramkumaruser2

Aspiring ASIC Design Verification engineer with SPI and Router 1x3 verification projects using SystemVerilog testbenches and assertions.

India
Message

What I'm looking for

I'm seeking an entry-level opportunity in ASIC Design Verification or RTL Design, where I can contribute to functional verification and SoC-level test infrastructure for digital designs.

At TVS Motor Company Ltd, I reviewed customer complaints and product-quality feedback, routed identified issues to the responsible teams, and tracked corrective actions through resolution.

In my SPI Verification project, I designed and executed a SystemVerilog testbench for an SPI Master RTL design. I developed directed tests for full-duplex communication and used SVA to check protocol compliance with multiple serial slaves.

For my Router 1x3 project, I structured a design that routes packets from one 8-bit input to three destinations and wrote tests across the output channels. I also worked on a Li-Fi wireless data-transfer system, implementing timing control for message transmission.

Experience

Work history, roles, and key accomplishments

Education

Degrees, certifications, and relevant coursework

EE

Er. Perumal Manimekalai College of Engineering

Bachelor of Engineering, Electronics and Communication Engineering

2021 - 2025

Grade: 7.56 CGPA

Pursued a Bachelor of Engineering in Electronics and Communication Engineering, achieving a CGPA of 7.56.

MM

Maharishi Vidya Mandir

Higher Secondary School (CBSE), General Studies

Grade: 85.2%

Completed Higher Secondary School (CBSE) with 85.2%.

MM

Maharishi Vidya Mandir

High School (CBSE), General Studies

Grade: 79%

Completed High School (CBSE) with 79%.

Tech stack

Software and tools used professionally

Availability

Looking for a job

Location

India

Authorized to work in

Salary expectations

1118k+ INR

Job categories

Asic Verification Engineer
RTL Design Engineer

Skills

ASIC Design Verification
Functional Verification
SystemVerilog
SystemVerilog Assertions
UVM Methodology
TestBench Development
RTL Design
Validation Protocols
SPI
SoC Architecture
CC++PythonVerilog
Xilinx

Interested in hiring Ram kumar?

You can contact Ram kumar and 600K+ other talented remote workers on Himalayas.

Message Ram kumar

People also viewed

View all talent

Get matched with your dream remote job

Sign up now and join over 1,000,000+ remote workers who receive personalized job alerts, curated job matches, and more for free!

Sign up
Himalayas profile for an example user named Frankie Sullivan