Skip to main content
veda sVS
Open to opportunities

veda s

@vedas

RTL/ASIC Design Engineer specializing in RTL quality, CDC sign-off, and SoC integration.

India
Message

What I'm looking for

I’m looking for an ASIC/SoC role where I can own RTL quality and CDC/RDC sign-off, strengthen integration readiness, and improve methodology flows with Tcl/SDC automation—so teams reach tape-out with confidence.

I’m an RTL/ASIC Design Engineer with 9+ years of experience in RTL design quality, SoC integration, and front-end sign-off methodologies across complex SoC programs at Intel and Samsung. I focus on getting clean RTL handoff to physical design through disciplined verification and sign-off readiness.

I bring strong RTL quality expertise in Lint, CDC, synthesis validation, and constraint development. I use industry-standard static analysis to find structural issues, unsafe clock domain crossings, and timing constraint problems—and then drive fixes through to closure.

My work consistently includes debugging RTL structural violations, resolving synchronization and reconvergence issues, and validating reset domain crossing (RDC) and reset synchronization methodologies. I also improve team velocity through SDC constraint development, Tcl scripting, and flow automation for better runtime efficiency.

Beyond sign-off, I’ve supported SoC and integration workflows such as top-level connectivity and IP integration using DeFacto, Dealing with hierarchical connectivity and interface mapping across large-scale designs. I’ve also maintained and debugged RTL methodology infrastructure (Cheetah, R2G), ensuring Lint/CDC and synthesis validation environments run reliably for design teams.

Experience

Work history, roles, and key accomplishments

Intel logoIN

SoC CDC Sign-off

Jan 2025 - May 2026 (1 year 4 months)

Executed lint and CDC sign-off checks for SoC using VC CDC, validating clock/reset domain crossing safety and synchronization methodology for tape-out readiness. Debugged CDC report violations with RTL/design teams and reviewed waiver justifications to close CDC/RDC issues within timelines.

Intel logoIN

SoC Integration

Apr 2024 - Dec 2024 (8 months)

Performed top-level SoC integration of multiple IP blocks using DeFacto, ensuring correct connectivity across hierarchical modules. Managed ad-hoc connectivity and IP version updates, maintained connectivity models/interface mappings, and resolved integration mismatches with RTL and verification teams.

Intel logoIN

RTL Quality & CDC Sign-off

Dec 2022 - Jan 2024 (1 year 1 month)

Conducted static RTL quality analysis and CDC verification for sign-off using SpyGlass Lint/CDC, focusing on structural issues and unsafe clock domain crossings. Supported both front-end and back-end verification/synthesis validation flows by troubleshooting tool/environment errors to maintain quality standards and improve runtime efficiency.

Education

Degrees, certifications, and relevant coursework

LT

Lords Institute of Engineering & Technology

Master of Technology (M.Tech)

Earned an M.Tech from Lords Institute of Engineering & Technology (JNTUH), graduating in 2011.

Tech stack

Software and tools used professionally

Get matched with your dream remote job

Sign up now and join over 250,000+ remote workers who receive personalized job alerts, curated job matches, and more for free!

Sign up
Himalayas profile for an example user named Frankie Sullivan