Loading...
Loading...
Himalayas
About usHimalayas PlusCommunityTech stackEmployee benefitsTerms and conditionsPrivacy policyContact usFor job seekers
Create your profileBrowse remote jobsDiscover remote companiesJob description keyword finderRemote work adviceCareer guidesJob application trackerAI resume builderResume examples and templatesAI cover letter generatorCover letter examplesAI headshot generatorAI interview prepInterview questions and answersAI interview answer generatorAI career coachFree resume builderResume summary generatorResume bullet points generatorResume skills section generator© 2025 Himalayas. All rights reserved. Built with Untitled UI. Logos provided by Logo.dev. Voice powered by Elevenlabs Grants
Join the remote work revolution
Join over 100,000 job seekers who get tailored alerts and access to top recruiters.
PA@pradeepchowdaryadusu
Physical Design Engineer skilled in low-power, multi-voltage ASIC implementation.
IndiaI am a Physical Design Engineer with hands-on experience implementing low-power, multi-voltage ASIC flows on 40nm technology using Synopsys ICC2, Innovus and PrimeTime. I have executed floorplanning, power planning, CTS, routing, signoff checks and timing closure across multi-domain designs while automating flows with TCL/Perl.
I delivered a 0.4M-gate, dual-supply block operating at 1 GHz, maintained power and IR-drop budgets, resolved DRC/LVS/antenna issues and debugged complex MCMM timing corners. I emphasize reliable, automated physical flows and practical problem-solving to meet performance, power and manufacturability goals.
Sign up now and join over 100,000 remote workers who receive personalized job alerts, curated job matches, and more for free!
Sign up now and join over 100,000 remote workers who receive personalized job alerts, curated job matches, and more for free!
Work history, roles, and key accomplishments
RV-Skills Center for Emerging Technologies
Mar 2025 - Sep 2025 (6 months)
Implemented a 40nm low-power ASIC physical design flow across 9 power domains using Synopsys ICC2, achieving timing closure and signoff-quality DRC/LVS fixes while meeting a 450 mW power budget for a 0.4M-gate block.
Chalapathi Institute of Technology
Designed and implemented a high-speed, low-power 13T hybrid full adder in 180nm using Tanner EDA, achieving reduced power-delay product and smaller area versus conventional designs.
Degrees, certifications, and relevant coursework
Advanced Diploma in ASIC Design, ASIC/Physical Design
2025 - 2025
Advanced Diploma in ASIC Design with specialization in Physical Design completed between March 2025 and September 2025 focusing on APR, floorplanning, CTS, routing, and signoff flows.
Bachelor of Engineering, Electronics and Communication
2022 - 2025
Grade: 7.79 CGPA
Bachelor of Engineering in Electronics and Communication completed with a 7.79 CGPA, involving projects on high-speed hybrid full adder and IoT-based rescue systems.
Diploma in Electronics and Communication Engineering, Electronics and Communication
2019 - 2022
Grade: 86.09%
Diploma in Electronics and Communication Engineering completed with 86.09% focusing on core ECE subjects and practical training.
SSLC, Secondary Education
2018 - 2018
Grade: 7.8 CGPA
Secondary School Leaving Certificate (SSLC) obtained in 2018 with foundational academic coursework.
IndiaYou can contact Pradeep Chowdary and 90k+ other talented remote workers on Himalayas.
Message Pradeep Chowdary
OGOmkar Gaonkar
Software IT, NTT DATA
Nitu Kumari
Pre Silicon Validation Engineer, Intel Technology
ASAishwarya Subramanian
Design Verification Engineer, VLSIGURU
Mohit Patle
Senior Physical Design Engineer, Intel Technologies India Pvt Ltd
Amol Deshpande
PCB Designer, Electro Drive Powertrain Pvt. Ltd.
Prajyot Patil
Engineering Intern, KarMic Design Pvt. Ltd.
Mamkar Regonda
VLSI Back end Engineer, Indian Institute of Technology, Hyderabad
SANJAY KUMAR SHARMA
Manager R&D, Schneider Electric India Pvt. Ltd
VNVivek Namani
R&D Intern, HutLabs
ANISH MONDAL
Assistant Engineer VLSI, Silicon Interfaces
