I developed a mathematical memristor window function at Indian Institute of Technology Patna, analyzing established functions and comparing performance and accuracy through MATLAB and LT SPICE implementations.
I designed a 32-bit single-cycle RISC-V processor datapath in Verilog and implemented UART and asynchronous FIFO designs. I verified these projects with self-checking testbenches, simulation, and waveform analysis.

