Skip to main content
yaswanth karanamYK
Looking for a job

yaswanth karanam

@yaswanthkaranam

RTL design engineer working on Verilog processor and UART designs, with verification experience across FPGA projects.

India
Message

I developed a mathematical memristor window function at Indian Institute of Technology Patna, analyzing established functions and comparing performance and accuracy through MATLAB and LT SPICE implementations.

I designed a 32-bit single-cycle RISC-V processor datapath in Verilog and implemented UART and asynchronous FIFO designs. I verified these projects with self-checking testbenches, simulation, and waveform analysis.

Experience

Work history, roles, and key accomplishments

Indian Institute of Technology Patna logoIP

Research Intern

Indian Institute of Technology Patna

Dec 2025 - Feb 2026 (2 months)

Developed a mathematical memristor window function by analyzing popular window functions like Joglekar, Biolek, and Prodromakis. Implemented window functions in MATLAB and LT SPICE, and compared performance and accuracy with different window functions.

Education

Degrees, certifications, and relevant coursework

National Institute of Technology, Patna logoNP

National Institute of Technology, Patna

Bachelor of Technology, Electronics and Communication Engineering

2023 -

Grade: 7.13

Pursuing Bachelor of Technology in Electronics and Communication Engineering with a CGPA of 7.13.

Indian Institute of Technology Patna logoIP

Indian Institute of Technology Patna

Certification, Memristor Modeling

2025 - 2026

Completed a certification on 'A New Window Function For Memristor Modeling' in January 2026.

University of Colorado Boulder logoUB

University of Colorado Boulder

Certification, FPGA Design

2025 - 2025

Completed a certification on 'Hardware Description Languages For FPGA Design' in June 2025.

LT

L&T Edu Tech

Certification, Digital Design

2025 - 2025

Completed a certification on 'Fundamentals of Digital Design for VLSI Chip Design' in June 2025.

National Institute of Technology, Patna logoNP

National Institute of Technology, Patna

Certification, VLSI Design Verification

2025 - 2025

Completed a certification on 'Foundations of VLSI Design Verification' in July 2025.

LT

L&T Edu Tech

Certification, VLSI Chip Design

2025 - 2025

Completed a certification on 'VLSI Chip Design and Simulation with Electric VLSI EDA Tool' in May 2025.

MNIT Jaipur logoMJ

MNIT Jaipur

Certification, VLSI Design Verification

2025 - 2025

Completed a certification on 'Foundations of VLSI Design Verification' in July 2025.

Tech stack

Software and tools used professionally

Interested in hiring yaswanth?

You can contact yaswanth and 90k+ other talented remote workers on Himalayas.

Message yaswanth

People also viewed

View all talent

Get matched with your dream remote job

Sign up now and join over 250,000+ remote workers who receive personalized job alerts, curated job matches, and more for free!

Sign up
Himalayas profile for an example user named Frankie Sullivan