At STMicroelectronics, I designed RTL for matrix inversion and image compression, enhanced a DMA controller, and developed embedded C firmware for hardware validation and peripheral bring-up.
I also taped out Q-PULSE, a TinyECG arrhythmia classifier, as mixed-signal Sky130 silicon. My projects include a five-stage RISC-V core with L1 cache and AXI, a MIPI D-PHY TX/RX PHY verified with UVM, and an ARM Cortex-M0 SoC integrated with a Zynq MPSoC.

