Open to opportunities

Kiran Magar

@kiranmagar

Message

Enthusiastic engineer specializing in electronics and automation research.

India

Message

What I'm looking for

I seek a collaborative environment where I can leverage my engineering skills and contribute to innovative research projects.

I am a passionate engineer currently pursuing my PhD in Electrical Engineering at IISc Bangalore, where I focus on signal processing and quantum technology. My academic journey has been marked by a strong commitment to excellence, achieving a CGPA of 9.5 in my Master's program at the University of Pune. I thrive on challenges and have a keen interest in applying my knowledge in electronics, automation, and programming to solve complex problems.

During my tenure as a Junior Research Fellow at DRDO's Young Scientist Lab, I developed a Time to Digital Converter on FPGA, achieving remarkable results with an RMS resolution of 22 ps. My experience also includes a research internship at TATA Institute of Fundamental Research, where I designed a Lock-in Amplifier that demonstrated a dynamic reserve of 100 dB. I am dedicated to advancing my skills and contributing to innovative projects in the field of electronics.

Experience

Work history, roles, and key accomplishments

Junior Research Fellow

DRDO Young Scientist Lab - Quantum Technology

Feb 2022 - Dec 2022 (10 months)

Developed a Time to Digital Converter on FPGA based on Tapped Delay Line topology, achieving an RMS resolution of 22 ps and a dynamic range of 42 seconds. This design was for a Time of Arrival based Quantum Random Number Generator, coincidence, and speed measurement.

Time To Digital Converter Tapped Delay Line Vivado HLS

Research Intern

Tata Institute of Fundamental Research (TIFR)

Jul 2020 - Dec 2021 (1 year 5 months)

Designed, implemented, and tested a 4-channel FPGA-based Lock-in amplifier (LIA) on NEXYS4, attaining a dynamic reserve of 100 dB with an FIR filter. Utilized only 2.4% DSP blocks of FPGA for a single channel LIA, demonstrating scalability up to 40 channels.

Lock In Amplifiers Lock In Amplifier FIR Filter DSPs

Education

Degrees, certifications, and relevant coursework

Indian Institute of Science (IISc) Bangalore

PhD, Electrical Engineering

Grade: 8.5/10

Currently pursuing a PhD in Electrical Engineering. Maintaining a grade of 8.5/10.

Vishwakarma Institute of Information Technology (VIIT)

Master of Technology, Signal Processing

Grade: 9.5/10

Achieved a CGPA of 9.5/10 in Signal Processing. This program enhanced my knowledge in electronics, automation, programming, and problem-solving.

Vishwakarma Institute of Information Technology (VIIT)

Bachelor of Engineering, Electronics and Telecommunication

Grade: 8.54/10

Activities and societies: Vice Chairman: IEEE (VIIT); Host - Vishwa Chakra Technical Event (2017 & 2018)

Completed a Bachelor of Engineering in Electronics and Telecommunication with a CGPA of 8.54/10. This foundational degree provided comprehensive knowledge in the field.