At TSMC, I work on block-level implementation of advanced-node SoCs at the 2 nm and 3 nm technology nodes.
My work includes Place & Route, timing closure, physical signoff, ECO implementation, and tapeout. I use Cadence Innovus, Synopsys PrimeTime, Cadence Voltus, and Calibre, and enjoy developing practical solutions to implementation challenges.

