# Ram kumar User

Ram kumar User is a remote worker on Himalayas, Graduate Apprentice Trainee at TVS Motor Company Ltd, based in India.

Source: https://himalayas.app/@ramkumaruser2

```text
Aspiring ASIC Design Verification engineer with SPI and Router 1x3 verification projects using SystemVerilog testbenches and assertions.
```

| Detail | Value |
| --- | --- |
| Availability | Looking for a job |
| Location | India |
| Authorized to work in | India |
| Salary expectations | 1118k+ INR |
| Job categories | Asic Verification Engineer, RTL Design Engineer |
| Skills | ASIC Design Verification, Functional Verification, SystemVerilog, SystemVerilog Assertions, UVM Methodology, TestBench Development, RTL Design, Validation Protocols, SPI, SoC Architecture, C, C++, Python, Verilog, Xilinx |
| LinkedIn | https://linkedin.com/in/ram-kumar-b10a61256 |
| GitHub | https://github.com/Ramkumar2003- |

## What I'm looking for

```text
I'm seeking an entry-level opportunity in ASIC Design Verification or RTL Design, where I can contribute to functional verification and SoC-level test infrastructure for digital designs.
```

## About

```text
At TVS Motor Company Ltd, I reviewed customer complaints and product-quality feedback, routed identified issues to the responsible teams, and tracked corrective actions through resolution.

In my SPI Verification project, I designed and executed a SystemVerilog testbench for an SPI Master RTL design. I developed directed tests for full-duplex communication and used SVA to check protocol compliance with multiple serial slaves.

For my Router 1x3 project, I structured a design that routes packets from one 8-bit input to three destinations and wrote tests across the output channels. I also worked on a Li-Fi wireless data-transfer system, implementing timing control for message transmission.
```

## Experience

### Graduate Apprentice Trainee

[TVS Motor Company Ltd](https://himalayas.app/companies/tvs-motor-company)

```text
Reviewed customer complaints and feedback on product quality, analyzing issues to identify root causes. Routed identified issues to responsible teams and tracked resolution to closure, supporting the plant's quality management process.
```

Skills: Quality-Management, Root-Cause-Analysis, Documentation, Cross-Functional-Communication, Problem-Solving

## Education

### Er. Perumal Manimekalai College of Engineering

Bachelor of Engineering, Electronics and Communication Engineering. 2021 - 2025. Grade: 7.56 CGPA

```text
Pursued a Bachelor of Engineering in Electronics and Communication Engineering, achieving a CGPA of 7.56.
```

### Maharishi Vidya Mandir

Higher Secondary School (CBSE), General Studies. Grade: 85.2%

```text
Completed Higher Secondary School (CBSE) with 85.2%.
```

### Maharishi Vidya Mandir

High School (CBSE), General Studies. Grade: 79%

```text
Completed High School (CBSE) with 79%.
```

## Tech stack

- Python
- C++
- C
- Verilog

To contact Ram kumar, message them from this profile with a Himalayas employer account: [Hire on Himalayas](https://himalayas.app/hire).

## People also viewed

- [Lavanya-G4 Vlsi User](https://himalayas.app/@lavanya-g4vlsiuser): Design Verification Engineer Intern, VLSI Guru
- [Nithu User](https://himalayas.app/@nithuuser): ASIC Design & Verification Intern, ChipEdge Technologies Pvt. Ltd.
- [Battinapati Durga Manohar](https://himalayas.app/@battinapatidurgamano): VLSI Verification Trainee, Maven Silicon
- [Akhilesh Ibrahimpet](https://himalayas.app/@akhileshibrahimpet): Design & Verification Intern, SION Semiconductors
- [Harshitha Hiremath](https://himalayas.app/@harshithahiremath): Product Design Intern, Foxconn Technology Group
- [Chirag Dalsaniya](https://himalayas.app/@chiragdalsaniya): Advanced Design and Verification Trainee, Maven Silicon Softech Pvt. Ltd
- [Pavan Kumar B](https://himalayas.app/@pavankumarb): VLSI Design and Verification Intern, SR Innovative Technologies
- [Man Modi](https://himalayas.app/@manmodi): Industry Based Training Internship, RTL to GDSII: From Design to Silicon
- [Tehrim k](https://himalayas.app/@tehrimk): Design Verification Intern, Mirafra Technologies
- [Preetham YG](https://himalayas.app/@preethamyg): VLSI Design Verification Trainee, ChipEdge