# akhil User

akhil User is a remote worker on Himalayas, Design Verification Engineer at Semtech Corporation, based in India.

Source: https://himalayas.app/@akhiluser4

```text
Design Verification Engineer at Semtech Corporation who verified DMA subsystems and high-speed PCIe and memory interfaces.
```

| Detail | Value |
| --- | --- |
| Availability | Looking for a job |
| Location | India |
| Authorized to work in | India |
| Salary expectations | 140k+ INR |
| Job categories | Design Verification Engineer |
| Skills | Design Verification, SoC Verification, IP Verification, RTL Verification, SystemVerilog, UVM Methodology, Constraint Random Verification, Coverage Verification, Functional Coverage, SystemVerilog Assertions, Formal Verification, Testbench Design, Scoring, PCIe, AXI |

## About

```text
At Semtech Corporation, I designed a reusable SystemVerilog/UVM verification environment for an AXI4, APB, and AHB-Lite DMA subsystem. I also verified DMA datapaths covering endpoint transactions, DMA descriptors, and packet buffering.

I authored SystemVerilog Assertions for protocol compliance and DMA state transitions, and applied formal verification to control paths. I drove functional coverage closure and used Synopsys VCS and Verdi to analyze RTL and debug protocol issues.
```

## Experience

### Design Verification Engineer

[Semtech Corporation](https://himalayas.app/companies/semtech). Sep 2023 - Jan 2026

```text
Designed reusable SystemVerilog/UVM environments for DMA subsystems and verified high-speed datapaths. Drove functional coverage closure and led root-cause analysis of protocol issues.
```

Skills: SystemVerilog, UVM-Methodology, AXI, APB, AHB-Lite, SVA, Functional-Coverage, VCS, Verdi, DMA, PCIe, AMBA-Protocols

## Education

### Conestoga College

Post Graduate Diploma, Engineering. 2022 - 2023

```text
Pursued a Post Graduate Diploma, completing studies in August 2023.
```

### Gudlavalleru Engineering College

Bachelor's Degree in Engineering, Engineering. 2014 - 2018

```text
Earned a Bachelor's Degree in Engineering, completing studies in May 2018.
```

## Tech stack

- C

To contact akhil, message them from this profile with a Himalayas employer account: [Hire on Himalayas](https://himalayas.app/hire).

## People also viewed

- [Mahendar Mahi](https://himalayas.app/@mahendarmahi): VLSI Verification Trainee, ChipEdge Technologies
- [Rajesh Valipi](https://himalayas.app/@rajeshvalipi): Design Verification Engineer, Kalatronics Semiconductors Private Limited
- [Akhilesh Ibrahimpet](https://himalayas.app/@akhileshibrahimpet): Design & Verification Intern, SION Semiconductors
- [Harshini Paka](https://himalayas.app/@harshinipaka): Design Verification Engineer, Wipro Limited
- [Chirag Dalsaniya](https://himalayas.app/@chiragdalsaniya): Advanced Design and Verification Trainee, Maven Silicon Softech Pvt. Ltd
- [AARTI PRAJAPATI](https://himalayas.app/@aartiprajapati): Verification Engineer, Electronics Corporation of India Limited
- [Nikita Agrawal](https://himalayas.app/@nikitaagrawal): SoC Design Verification Engineer, Intel
- [Krishnam Shastri](https://himalayas.app/@krishnamshastri): Formal Verification Engineer, NXP Semiconductors
- [Bhavana Medepalli](https://himalayas.app/@bhavanamedepalli): Design Verification Engineer, AionSi
- [NagendraReddy User](https://himalayas.app/@nagendrareddyuser1): Design Verification Engineer, VLSI Guru